Search by job, company or skills

ASIC Engineer, Design

ASIC Engineer, Design

META
8-10 Years
Not Disclosed
  • Posted 13 days ago
  • Be among the first 10 applicants

Job Description

The Infra Silicon team at Meta is responsible for designing and building in-house hardware accelerator Application-Specific Integrated Circuits (ASICs) to enhance Meta's computing with superior capacity and efficiency at lower power and cost. The team focuses on creating domain-specific System on Chips (SoCs) that enable Meta's data centers to execute computationally-intensive workloads, such as video transcoding and AI/ML, with higher performance and lower energy consumption. They are organized into several key areas, including architecture & algorithms, design & micro-architecture, design verification, implementation & backend design, emulation/prototyping, and system on chip (SoC), which collaborate extensively with other teams to deliver comprehensive solutions for various technical domains.

ASIC Engineer, Design Responsibilities:

  • Architecture exploration
  • Micro-architecture development
  • Soft and hard IP identification, selection and integration
  • Collaboration with verification and emulation teams in test plan development and debug
  • Collaboration with implementation team to close the design on timing and power

Minimum Qualifications:

  • 8+ years of silicon development experience with experience of first-pass success in ASIC (Application-Specific Integrated Circuit) Development
  • Experience in one of these skills: Micro-architecture and RTL development for complex control and data path IPs (Intellectual Properties), OR Experience in SoC (System on Chip) Micro-architecture, Design and Integration, OR Implementation, Power methodology development
  • Experience with Verilog or System Verilog
  • Lint, CDC (Clock Domain Crossing), Synthesis and Power Optimization

Preferred Qualifications:

  • Experience working across multiple projects
  • Experience with scripting languages (TCL, Python, Perl, Shell-scripting)
  • Experience in CPU, NOC (Network on Chip), Memory and Peripheral Subsystems
  • Experience with Power Analysis and Optimization
  • Experience in data path development
  • Experience in HLS (High-Level Synthesis)
  • Experience with Synthesis, Timing Closure and Formal Verification Methodology
  • 15+ years of experience in silicon development

About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

More Info

Key Skills

Formal Verification Methodology

Shell-scripting

Micro-architecture Development

About Company

Similar Jobs

8-10 yrs
Bengaluru, India
Skills:
C, C++, PERL, Python, Dft, Advantest 93000 tester, test pattern development, APTG, test cell integration
8-15 yrs
Bengaluru, India
Skills:
Out of Order Super Scalar Multi-Threaded Core Architecture, Processor Core silicon bring up, RTL design with Verilog or VHDL, High frequency instruction pipeline designs
5-10 yrs
INR 208,333 - 333,333 per month
Bengaluru
Skills:
Verilog, Scripting Languages, Ethernet, systemverilog, Uvm, low power design, Functional Verification, Testbench Development, Simulation Tools, Debugging Techniques, Timing Analysis
Early Applicant
12-20 yrs
Bengaluru, India
Skills:
power integrity , Power Delivery Network (PDN) optimization, Signal Integrity (SI), Clock Tree Synthesis (CTS), Electromigration (EM), Static Timing Analysis (STA), floorplanning, UPF, Routing Optimization, IR Drop, Physical Verification, Placement, ASIC SoC Physical Design, CPF, multi-voltage design techniques
8-10 yrs
Bengaluru, India
Skills:
perl, Jtag, Shell, Scripting Languages, Seimens-Mentor Graphics DFT tools, DFT concepts, MBIST, DFT insertion, vector simulation, coverage improvement, ATPG, Verification, post-silicon debug, pattern generation, TestKompress, FastScan