Search by job, company or skills

Test Engineer ATE

Test Engineer ATE

vy systems pte. ltd.
2-5 Years
SGD 4,500 - 7,100 per month
Early Applicant
  • Posted 17 days ago
  • Be among the first 10 applicants

Job Description

Key Responsibilities:

  • Develop and maintain ATE test programs for Digital, PMIC, RF, and Mixed Signal products.

  • Work with Advantest 93K (SmarTest 7/8) and Teradyne UltraFLEX platforms.

  • Collaborate with design engineers on first-silicon debugging, device characterization, test program bring-up, and production release.

  • Debug digital test vectors, including JTAG, SCAN, ATPG, functional testing, and MBIST.

  • Perform device characterization across Process, Voltage, and Temperature (PVT) conditions.

  • Support characterization of mixed-signal IP, including ADC, DAC, and PLL.

  • Participate in test program handover, production release, yield improvement, and test time reduction.

  • Collaborate with Product Engineering, Design Engineering, Quality Engineering, and Foundry Engineering teams.

Job Requirements:

  • Diploma or Degree in Electronics or Electrical Engineering.

  • Preferred 2-4 years of relevant Test Engineering experience.

  • Hands-on experience with Teradyne UltraFLEX or Advantest 93K ATE platforms is an advantage.

  • Good knowledge of analog and digital electronics.

  • Strong analytical, debugging, and problem-solving skills.

  • Willingness to perform hands-on testing in a laboratory environment.

More Info

Job Type:
Industry:
Employment Type:

Similar Jobs

2-5 yrs
SGD 4,450 - 7,100 per month
Singapore
Skills:
Dac, Jtag, ADC, device characterization, Pll, SmarTest 8, SmarTest 7, ATPG, Scan, Advantest 93k, Mixed Signal IP, Functional Mbist, Teradyne UFLEX
2-10 yrs
Singapore
Skills:
test time reduction , Jtag, MBIST, First-silicon bring-up, ATPG, ATE scripting, J750, Final Test, Wafer Sort, device characterization, Teradyne UltraFLEX, Test optimization, Yield analysis, V93K, Scan, ATE test program development, Yield improvement, Advantest V93000, Digital vector debug