Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Physical Design Engineer
Bitmain

Physical Design Engineer

Bitmain
Fresher
Not Disclosed
  • Posted 6 days ago
  • Be among the first 10 applicants

Job Description

Responsibility

1. Responsible for digital circuit physical implementation (RTL to GDS) and PV/PI signoff; perform full-chip STA signoff, participate in defining STA signoff standards, and conduct SPICE simulation for critical timing paths; 2. Develop, optimize, and maintain PR/PV/PI/STA design flows; support the introduction of advanced technology nodes and EDA tools; 3. Participate in PPA (Power, Performance, Area) and yield optimization, including related tool development and flow improvement.

Requirement

1. Proficient in the complete digital physical design flow (RTL to GDS) and related EDA tools (INVS, FC, PT, PX, RH, Calibre, etc.); strong expertise in STA analysis methods and flows; familiar with DC or FC synthesis processes; 2. Experience in top-level PR/PI/PV/BUMP or ESD planning is a plus; familiarity with signoff standards for advanced process nodes is preferred; proven tape-out experience with ultra-low-voltage, large-scale, or complex IP chips is a strong advantage; 3. Familiar with low-power design methodologies and power analysis flows; experience in PPA optimization preferred; 4. Strong programming skills in one or more languages such as Tcl, Python, Perl, C, or C++; 5. Familiar with 3D IC design; relevant experience is a plus; 6. Prior experience with STA signoff in tape-out projects is preferred.

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Semiconductor Design
Employment Type:
Full time

Key Skills

power analysis flows

STA analysis methods

FC synthesis

3D IC design

EDA Tools

low-power design methodologies

digital physical design flow

PR PV PI STA design flows

About Company

Last Updated: 31-10-2026 11:11:46 AM

Similar Jobs

Physical Design EngineerBitmain
Singapore
Skills:
STA analysis methods, FC synthesis, 3D IC design, low-power design methodologies, signoff standards, ESD planning, digital physical design flow, STA signoff, power analysis flows, EDA Tools, tape-out experience, PPA optimization
Sr/ IC Design Engineer (Physical Design)ethos search associates pte. ltd.
E
1-4 yrs
SGD 5,000 - 10,000 per month
Singapore
Skills:
rc extraction , routing, Static Timing Analysis, Correlation, Perl, Tcl, Sta, CTS, synthesis DFT, LVS, sign-off, Netlist to GDS, Synthesis, GDS validation, scan validation, RTL to GDS, Layout, Floor Planning, DRC, Timing Closure, Placement, backend design EDA tools, clock tree insertion, Synopsys ICC2, EDA software
Staff Silicon Design Engineer – Physical DesignXilinx
X
Singapore
Skills:
Perl, Python, Tcl, Sta, Signoff, SDC development, Physical Verification, EM IR, Timing Closure, Physical design integration, PNR, EDA Tools, Low-power design
Senior/ IC Design Engineer (Physical Design)aurexis tech pte. ltd.
A
1-4 yrs
SGD 5,000 - 10,000 per month
Singapore
Skills:
C, Verilog, RTL-to-GDS physical implementation, LLMs, AI-assisted methodologies, LVS, AI coding assistants, systemverilog, GDS tape-out verification, timing closure strategies, timing constraints development, EDA Tools, DRC, scan DFT validation