Search by job, company or skills

Senior Design Engineer

Senior Design Engineer

Silicon Labs
Fresher
Not Disclosed
  • Posted 17 days ago
  • Be among the first 10 applicants

Job Description

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at www.silabs.com.

Detailed block architecture/design of digital circuits

In-depth understanding of block requirements, system needs, and interfaces

Develop block specification, working with cross-functional teams to develop requirements

Determine appropriate design approach and partitioning

Implement design through RTL coding, adhering to quality guidelines

SoC Integration

  • Integration of digital blocks / IP into the SoC infrastructure
  • Development of SoC infrastructure, such as bus matrix, memory interfaces, clocking, power management,reset management
  • Integration of mixed signal and RF IP

Verification

  • Block level verification to validate block performance with adherence to requirements using directed, random,and assertion based methods
  • SoC integration and infrastructure verification
  • Verification of mixed-signal and RF IP integration, including mixed-signal modeling and cosimulation
  • Develop embedded firmware to verify SoC Integration and Validation.

Documentation

  • Perform requirement, architecture, design, and verification reviews
  • Develop customer facing reference manual and datasheet material

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.



More Info

Key Skills

Block level verification

SoC Integration

Mixed-signal modeling

Cosimulation

About Company

Similar Jobs

1-4 yrs
SGD 5,000 - 10,000 per month
Singapore
Skills:
C, Verilog, RTL-to-GDS physical implementation, LLMs, AI-assisted methodologies, LVS, AI coding assistants, systemverilog, GDS tape-out verification, timing closure strategies, timing constraints development, EDA Tools, DRC, scan DFT validation
2-5 yrs
SGD 7,000 - 15,000 per month
Singapore, Paya Lebar
Skills:
ASIC (Application Specific Integrated Circuit), Electronic design automation (EDA), team problem solving , Static Timing Analysis, System Verilog, Low-power Design, Design Test Plans, cash checks, Cadence, silicon bringup, Electronic and Electrical Engineering, Block Design, RTL Coding, Logic Synthesis, Preparation of Technical Documents, Interpersonal Skills
Singapore
Skills:
Dac, behavior modeling, CMOS analog mixed-signal designs, TX, BG, RX, VerilogAMS, ADC, VerilogA, OSC, Latchup, LDO, Esd, Pll