Search by job, company or skills

(Staff/Sr. Staff) NPU Design Engineer

(Staff/Sr. Staff) NPU Design Engineer

Omnivision
8-10 Years
Not Disclosed
  • Posted 3 months ago
  • Be among the first 10 applicants

Job Description

Description

Responsibilities:

  • Develop design requirements for an NPU based on system level specifications.
  • Being part of modelling the performance of the NPU module and its data transaction throughput.
  • Microarchitecture design and RTL coding using Verilog / System Verilog HDL for various sub-blocks of the NPU.
  • Understanding the mathematics of different convolution operators including different arithmetic formats (fixed point and floating point)
  • Estimate, measure and optimize PPA (Performance / Power / Area) to meet key objectives and results.
  • Optimizing micro-architecture design for low power and area is required.
  • Work closely with verification engineers to ensure comprehensive testing and debug any issues.
  • Support integration into the overall system, conducting design checks, and addressing lint/timing/CDC issues.
  • Collaborate with software teams to assist in compiler and toolchain development and their debugging.
  • Produce clear and concise design documentation.

Requirements

  • 8+ years of digital design with at least 2 to 3 years of SoC design experience is preferred.
  • At least one cycle of NPU design completion experience is required.
  • Hands on experience in digital design is a must.
  • Preferably has led a team of at least 3 to 4 people in the past at the capacity of a design lead.
  • Experience in microarchitecture design, and RTL coding with Verilog/ System-Verilog.
  • Experience in synthesis, with analysis of power, timing and area.
  • Disciplined, quality-minded, and highly driven for excellence.
  • Excellent team player and good communication skills.
  • MSEE/BSEE in Electrical Engineering or Computer Engineering.
  • Understanding of convolution operator and number system is required.
  • Candidates with relevant experience would be offered as Senior, taking on higher responsibilities.
  • Experience in UVM verification methodology is a plus.
  • A plus to have SoC design experience.
  • Experience with optimizing micro-architectures for low-power and low-area is a plus.
  • Knowledge in deep learning algorithms such as CNN / Transformer is a plus.
  • Experience with past design experience with NPU / GPU / DSP design is a plus.
  • Experience with ARM or RISC-V processor systems is a plus.
  • Being passionate and proficient at general programming is a plus.

More Info

Job Type:
Employment Type:

Key Skills

RISC-V processor systems

deep learning algorithms

UVM verification methodology

NPU design

microarchitecture design

DSP design

About Company

Similar Jobs

5-8 yrs
SGD 5,500 - 11,000 per month
Singapore
Skills:
Cnn, Verilog, Arm, System Verilog, UVM verification methodology, Transformer, Synthesis, RTL Coding, microarchitecture design, RISC-V, deep learning algorithms
8-10 yrs
Singapore
Skills:
Verilog, Arm, System Verilog, Cnn, RISC-V, microarchitecture design, deep learning algorithms, UVM verification methodology, Transformer, Synthesis, RTL Coding