Search by job, company or skills

Senior Digital IC Design Engineer

Senior Digital IC Design Engineer

IC Resources
3-7 Years
Not Disclosed
  • Posted 18 hours ago
  • Be among the first 10 applicants

Job Description

I am recruiting for a Senior Digital IC Design Engineer to join my client's engineering team in Singapore. The role is focused on the development of advanced digital ICs, from architecture and RTL through to verification, implementation and tapeout.

Responsibilities

  • Define RTL architecture and translate chip specifications into digital hardware blocks
  • Develop synthesis ready RTL, including control logic, state machines and data paths
  • Perform logic synthesis and optimise designs for power, performance and area
  • Analyse STA results and resolve timing issues across different operating conditions
  • Implement DFT features including scan and BIST
  • Work closely with verification, physical design and DFT engineers throughout the development process
  • Support prototyping, validation and product deployment
  • Contribute to technical discussions with customers and other external partners

Requirements

  • Master's or PhD in Electrical Engineering, Computer Engineering or a related field
  • 3 to 5+ years of commercial digital IC design experience
  • Proven experience taking complex digital ICs from architecture through to production tapeout
  • Strong knowledge of RTL design and hardware description languages
  • Experience with high speed protocols such as PCIe Gen5/6, CXL or USB4, or advanced bus architectures such as ARM AMBA CHI/AXI or NoC
  • Strong understanding of synthesis, timing closure and PPA optimisation

This position would suit someone with strong hands on digital design experience who enjoys working across the full IC development flow.

Get in touch with Parm Shergill for more details.

More Info

Key Skills

Tapeout

PPA optimisation

Hardware description languages

About Company

Similar Jobs

3-7 yrs
Singapore
Skills:
hardware description languages, Synthesis, Timing Closure, PPA optimisation, Rtl Design
3-6 yrs
SGD 6,500 - 8,500 per month
Serangoon, Singapore
Skills:
Verilog, System Verilog, VHDL, Uvm, Digital Signal Processing Techniques, Gate Verification Techniques, Digital Verification
5-8 yrs
SGD 6,000 - 10,000 per month
Singapore
Skills:
power optimization , Verilog, RTL implementation, Synthesis, PPA trade-off analysis, Timing Closure, design documentation, micro-architecture development, systemverilog
7-9 yrs
Singapore
Skills:
I2c, power analysis tools, Verilog Hdl, logic simulation tools, i2s, Uvm, waveform analysis tools, digital RTL design methodologies, FPGA emulation, constrained random verification, I3C, SoundWire