Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Senior DFT Engineer
L&T Technology Services

Senior DFT Engineer

L&T Technology Services
5-7 Years
Not Disclosed
Early Applicant
  • Posted 9 days ago
  • Be among the first 10 applicants

Job Description

Job Title: DFT Engineer Location:

Location: Bengaluru

Experience: 5+ Years Technical Requirements:

• DFT Implementation: Strong expertise in implementing DFT architectures, including Scan Insertion, ATPG (Automatic Test Pattern Generation), and MBIST/ LBIST for SoC designs.

• Test Coverage Optimization: Experience in optimizing test coverage while minimizing test cost and pattern volume.

• Scan & Compression Techniques: Proficient in scan chain design, scan compression techniques, and reducing test data volume.

• Boundary Scan (IEEE 1149.1): In-depth knowledge of boundary scan standards and implementation.

• Fault Models: Familiarity with various fault models (stuck-at, transition, path delay, etc.) and their application in test generation.

• DFT Tools: Hands-on experience with DFT tools like Synopsys TetraMAX, Mentor Graphics Tessent, Cadence Modus, etc.

• Scripting & Automation: Proficiency in scripting languages (e.g., Perl, Python, TCL) for DFT automation tasks.

• Sign-Off: Experience with DFT sign-off procedures, including coverage analysis, vector generation, and fault simulation.

• Post-Silicon Validation: Knowledge of silicon bring-up, ATE (Automatic Test Equipment), and post-silicon validation techniques. Expectations from the Role:

• Technical Expertise: Demonstrated expertise in DFT methodologies, with the ability to implement robust DFT solutions across complex SoC designs.

• Problem-Solving: Strong analytical and problem-solving skills, particularly in diagnosing and resolving DFT-related issues.

• Collaboration: Effective communication and teamwork skills, with the ability to work closely with RTL designers, verification teams, and physical design teams.

• Innovation: Ability to innovate and improve existing DFT methodologies, driving advancements in test coverage and efficiency.

• Attention to Detail: High attention to detail, ensuring that all test structures are correctly implemented and verified.

• Project Management: Ability to manage multiple projects, prioritize tasks effectively, and ensure timely delivery of high-quality DFT solutions.

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Engineering
Employment Type:
Full time

Key Skills

Scan Compression Techniques

Fault Models

DFT Tools

Sign-Off

Scripting Automation

DFT Implementation

Boundary Scan IEEE 1149.1

Test Coverage Optimization

Post-Silicon Validation

Last Updated: 26-10-2026 05:09:24 PM

Similar Jobs

Senior DFT EngineerQuess Corp
Q
9-12 yrs
Bengaluru, India
Skills:
boundary scan , Debugging, Tessent tools, coverage analysis, clock analog observe PLL RO, DFT – Scan ATPG, thermal sensors, SSN EDT, JTAG networks, DFX DV for IP debug units, TDR verification, clock-stop features, scan pattern generation, test-case development, AFM fault models, scan pattern simulation, root-cause analysis
Senior DFT Engineerrecrew ai
7-9 yrs
Bengaluru, India
Skills:
Gate Level Simulations, stuck-at transition, Scan Insertion, memory repair solutions, MBIST, JTAG boundary scan, bridge path delay, DFT architecture, EDA Tools, DRC, IEEE 1149.1, ATPG pattern generation, scan chain stitching, DFT rule checks
Senior DFT Engineer - HardwareNvidia
5-7 yrs
Bengaluru, India
Skills:
Python, Perl, Logic Design, Uvm, Post Silicon Testing, SV, DFT Engineering, Architecture Verification, Constrained random testing, Profiling Tools, Coverage metrics
DFT Senior EngineerBroadcom
5-7 yrs
Bengaluru, India
Skills:
Test insertion and verification, DFT concepts, Yield improvement, MBIST, Coverage improvement, Post silicon debug, Tessent Shell, ATPG, Mentor Graphics DFT tools, Pattern generation, Vector simulation, IJTAG, DFT Architecture
Senior Engineer DFTSandisk
5-7 yrs
Bengaluru, India
Skills:
hardware description languages (HDLs), Jtag, BSDL standards, DFT IP development, MBIST, DFT methodology, Test clocking requirements, simulation methodologies, silicon debugs, ATPG, Simulation environments, ASIC DFT Implementation tools, Test mode timing closure, Scan, MBIST implementation, Shmoo, DFT Architecture