Search by job, company or skills

Senior Design Verification Engineer

Senior Design Verification Engineer

thundersoft india private limited
5-12 Years
Not Disclosed
Early Applicant
  • Posted 22 days ago
  • Be among the first 10 applicants

Job Description

Senior Design Verification Engineer

Location: Bangalore/Hyderabad

Exp- 5 -12 yrs

NP - 0-30 days/Immediate

Role and Responsibilities: Domain: AXI, PCIe, UCIe protocol experience is highly preferred

1. Must have experience in developing test benches for IP/Subsystems/SoC.

2. In depth knowledge and hands on experience in the execution of verification of SoC/Sub System/IP DV.

3. Previous experience of independently driving IP DV projects from ability to lead a team by providing technical guidance, as well as be part of execution by debugging and SoC architecture understanding capabilities.

4. Strong hands on experience with common verification tools and methodology including UVM/ System Verilog/CDV/MDV, DV signoffs.

5. Must have a strong domain expertise in one or more following areas - AXI/PCIe/UCIe.

6. Experience in Hybrid test benches (SV, SystemC, Python) and SystemC based reference model test vectors/stimulus based verification is desirable.

Interested candidates can share resume to [Confidential Information]

More Info

Job Type:
Function:
Employment Type:

Key Skills

Hybrid test benches

MDV

DV signoffs

SV

UCIe

CDV

Similar Jobs

8-10 yrs
Bengaluru, India
Skills:
Usb, Mac, Pcie, Perl, Ethernet, Shell scripting, System Verilog, Python, Tcl, AHB-Lite, Uvm, AMBA, Axi, APB
3-5 yrs
Bengaluru, India
Skills:
Unix, Makefile, Configuration Management, Shell, PERL, System Verilog, Python, ARM CPU, PCI Express, verification dashboarding tools, Uvm, AMBA bus protocols, Ethernet bus protocols
5-7 yrs
Bengaluru, India
Skills:
Shell, Perl, Verilog, Python, Tcl, Functional and code coverage, Simulation and debugging concepts, Automation scripts, Assertions SVA, UVM methodology, systemverilog
10-12 yrs
Bengaluru, India
Skills:
Fpga, Perl, Python, Emulation, RTL, Uvm, systemverilog
5-7 yrs
Bengaluru, India
Skills:
Usb, Tcl, Ethernet, Python, Perl, Pcie, DDR, systemverilog, Uvm, coverage-driven verification, AMBA, digital design RTL understanding, SVA, MIPI