Search Jobs

Search by job, company or skills

Physical Design Engineer

Physical Design Engineer

Cyient
Early Applicant
  • Posted a day ago
  • Be among the first 10 applicants

Job Description

Job Summary:**

CYIENT SEMICONDUCTORS PRIVATE LIMITED is seeking a highly motivated and skilled Physical Design Engineer to contribute to the full lifecycle of ASIC/SoC physical implementation, from netlist to GDSII. This role involves tackling complex design challenges in advanced technology nodes and ensuring high-performance, low-power, and area-optimized designs.

Job Responsibilities:**

* Perform all aspects of physical design, including floor planning, power planning, place and route, clock tree synthesis (CTS), timing closure (STA), signal integrity analysis, and physical verification (DRC/LVS).
* Collaborate with front-end design, DFT, and package teams to ensure successful integration and meet design specifications.
* Analyze and resolve complex timing, power, and area issues through iterative physical design methodologies.
* Develop and implement automation scripts to improve efficiency and productivity of physical design flows.
* Participate in technology node evaluation and contribute to the definition of design methodologies and best practices.
* Generate and review physical design documentation, including floor plans, timing reports, and physical verification results.
* Mentor junior engineers and contribute to knowledge sharing within the team.

Job Qualifications:**

* Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or a related field.
* 3-8 years of hands-on experience in full-chip or block-level physical design for complex ASICs/SoCs.
* Proficiency with industry-standard EDA tools for physical design (e.g., Cadence Innovus, Synopsys Fusion Compiler, Mentor Graphics Calibre).
* Strong understanding of static timing analysis (STA) principles and tools (e.g., Synopsys PrimeTime, Cadence Tempus).
* Solid knowledge of deep sub-micron technology issues, including signal integrity, power integrity, and DFM/DFX.
* Experience with scripting languages such as Tcl, Perl, Python, or Shell scripting.
* Familiarity with advanced technology nodes (e.g., 16nm, 10nm, 7nm, 5nm).
* Excellent problem-solving, analytical, and communication skills.
* Ability to work effectively in a team-oriented environment.

More Info

Job Type:
Industry:
Employment Type:

Key Skills

Deep sub-micron technology issues

Signal integrity analysis

About Company

Similar Jobs

7-9 yrs
Bengaluru, India
Skills:
ML optimization tools (DSO.ai), CTS and routing, Timing-driven placement, PPA Optimization, floorplanning, Hierarchical physical design, RTL-to-GDS implementation flow, Synopsys Fusion Compiler, Pin assignment, Timing budgeting
4-8 yrs
Bengaluru, India
Skills:
redhawk , Innovus, primetime, Synthesis, Physical Design, tapeout
10-12 yrs
Bengaluru, India
Skills:
Scripting, EDA Tool Proficiency, Cross-Functional Collaboration, Risk Issue Management, Team Leadership Mentorship, SerDes IP Integration, Architecture Methodology, Technical Ownership Project Planning, RTL-to-GDSII Execution, Advanced Technology Nodes, Stakeholder Vendor Alignment, Timing PPA Closure, SoC-Level Physical Design
6-10 yrs
Bengaluru, India
Skills:
Ecos, Perl, Tcl, Python Scripting, Sta, CTS, Cadence Innovus, routing optimization, congestion optimization, SDC, MMMC, advanced technology nodes, full-chip physical implementation, constraint development, floorplanning, PPA improvements, Timing Analysis, setup hold closure, SI crosstalk, Timing Closure, complex SoC designs, Placement, Power Planning
7-9 yrs
Bengaluru, India
Skills:
Tcl Scripting, Shell scripting, Python, Routing, Perl, Sta, Signoff, CTS, OCV, primetime, Fusion Compiler, Crosstalk, Tempus, Cadence Innovus, LVS, Signal Integrity, IR Drop, Physical Verification, MCMM, POCV, Setup Hold, RTL-to-GDSII Physical Design flow, floorplanning, Post-route Optimization, Placement Optimization, EM, Power Planning, Eco, Timing Closure, DRC, AOCV, Synopsys ICC2