
Search by job, company or skills
Responsibility
1. Responsible for layout planning and design of analog and mixed-signal circuit modules; 2. Independently perform DRC, LVS, ERC, and other layout verification tasks; 3. Work closely with analog circuit design engineers to ensure effective communication and layout optimization; 4. Prepare and maintain relevant technical documentation.
Requirement
1. Bachelor's degree or above, with relevant experience in IC layout design;
2. Proficient in Linux systems and skilled in using verification tools such as Cadence and Calibre;
3. Experience with 8nm or smaller process nodes is preferred;
4. Experience in SRAM layout design is a plus;
5. Strong communication and teamwork skills.
Job ID: 148355373
Skills:
precision analog circuits, Cadence Virtuoso, CAD Tools
Skills:
precision analog circuits, Cadence Virtuoso, CAD Tools
Skills:
Python, Calibre DRC runset scripts, Foundry process flow, standard cell libraries, design rule documents, Tape-Out process
Skills:
Perl, Python, Tcl, layout of high-speed SerDes blocks and PLLs, Cadence SKILL, analog mixed-signal layout design
Skills:
cadence schematic capture , VXL, VIRTUOSO XL, SKILL Programming, LVS, Cadence layout, ERC, CALIBRE verification tools, DRC, Script Programming, Hercules verification tools, Antenna, Electro Migration, EXL
We don’t charge any money for job offers