
Search by job, company or skills
Responsibilities:
Requirements:
Job ID: 147161773
Skills:
DDR, C, Perl, Pcie, Verilog, System Verilog, Python, HBM, SERDES, Synopsys EDA tools, Uvm
Skills:
Perl, Python, Tcl, layout of high-speed SerDes blocks and PLLs, Cadence SKILL, analog mixed-signal layout design
Skills:
Perl, Python, Tcl, layout of high-speed SerDes blocks and PLLs, Cadence SKILL, analog mixed-signal layout design
We don’t charge any money for job offers