Search by job, company or skills

OMNIVISION

ISP RTL Design Engineer

Fresher
new job description bg glownew job description bg glownew job description bg svg
  • Posted 8 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Description

Responsibilities

  • Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
  • Verify Logic at ISP level and Digital System level
  • Optimize Design for less gate count and low power consumption
  • Drive ISP Design activities in close collaboration with ISP Algorithm Team

Requirements

  • Minimum MSEE, or BSEE, or related/equivalent discipline
  • Experience / knowledge in RTL, C/C++ programming and verification
  • Strong debugging and problem-solving skills
  • Good communication and interpersonal skills
  • Result oriented and adaptable to changes
  • C++/SystemC knowledge with High Level Synthesis experience is a plus.
  • Experience / knowledge in CMOS Image Sensor is a plus

More Info

Job Type:
Employment Type:

About Company

Job ID: 144812689

Similar Jobs