Ant, Analog layout design, Isolation techniques, Mentor Calibre, LVS, Signal and clock shielding, Latch-up, EMIR, CMOS circuit theory, ERC, Esd, DRC, Layout design and verification, Cadence Virtuoso, Reliability

precision analog circuits, Layout, Verification, Cadence Virtuoso, CAD Tools, Floorplan