
Search by job, company or skills
Showing 9 jobs
Skills:
Java, Golang, Pytest, Http Protocol, Django, Shell script, Flask, Owasp Top 10, Selenium, Penetration Testing, Python, Azure DevOps, Vulnerability assessment, web applications scanning, control communication protocols, application protocols, TCP/IP networking, Fuzzing tools, vulnerability Assessment reporting, port scanning, SANS 25
Skills:
Java, Operating System Concepts, Computer Architecture, C, C++, Device Drivers, Python, Linux Internals, Assembly
Skills:
Python, Tcl, MCMM analysis, Innovus, CTS, Timing Constraints, full-chip clock planning, ICC2, clock architecture
Skills:
Version control (git), Rtos Concepts, Freertos, Embedded C Programming, Bare-metal development, Autosar
Skills:
C, C++, Embedded Software, Multi-core, Operating Systems, Python, Multi-threading, Drivers, Caching, Processor-specific optimization tools, DSP architecture, High-performance processor architecture
Skills:
Test Plan Creation, System Verilog, PCIe Gen5, Uvm, Functional coverage, AMBA, Axi, APB, PCIe CXL, Code coverage management, Testbench architecture, AHB
Skills:
pss e , C, C++, Fortran, Python, modeling analysis, EMTP, Simulation Models, DIgSILENT Power Factory, power electronic and power systems control, PSCAD, equipment design and specification, failure mode analysis, PSS E PowerFactory, transient analysis, EMTP-RV, PSLF, EMTDC, steady state and dynamic analysis, atp
Skills:
Algorithms, Vlans, Freebsd, Linux, C++ Programming, Os Concepts, data structures, Vxlan, Virtualization, MKA, switching and routing technologies, Layer2 Layer3 networking, similar UNIX systems, EVPN, L2 switching, 802.1X, 802.1AE, MACSec
Skills:
C, Shell Scripts, JIRA, MATLAB, Git, Perl, Verilog, Python, Tcl, Uvm, systemverilog, Cadence vManager, DSP blocks
