Routing, Perl, Tcl, Clock tree insertion, GDS validation, LVS, Timing Closure, Synthesis, Layout, Placement, DRC, Sign-off, Analog Design, Backend design EDA tools, Noise analysis, Floor Planning, Static Timing Analysis scripts, Deep sub-micron routing, Scan validation, Synopsys ICC2, EDA software, Back-end verification