Verilog, Microprocessors, LINT, low power design, cdc, Design Compiler, Timing concepts for ASIC, Memory controller designs, ASIC RTL Design, primetime, Asynchronous interface, Synthesis, RTL Coding, Logic design micro-architecture, System-Verilog