Pcie, Verilog, Ethernet, Synthesis, cdc, UALink, Simulation, timing considerations, UCIe, systemverilog, LINT, CXL

System Verilog, CDC synthesis, Power Estimations at the RTL level, Knowledge of complete RTL to GDS design implementation flow, Dft