Pcie, Verilog, Ethernet, LINT, cdc, UALink, CHI, High-speed interconnects, RTL, systemverilog, CCIX, Synthesis, CXL, Timing, Microarchitecture

System Verilog, CDC synthesis, Power Estimations at the RTL level, Knowledge of complete RTL to GDS design implementation flow, Dft