Search Jobs
Search by job, company or skills
Search by job, company or skills
Showing 2 jobs
Skills:
rtl verification , Verilog, systemverilog, FSM design, Rtl Design, Axi, APB, AHB, reset strategy, debugging methodologies, BUS Protocols, SoC design flow, Simulation, timing considerations, datapath design, clock-domain handling
Skills:
rtl verification , Verilog, reset strategy, SoC design flow, Simulation, timing considerations, datapath design, systemverilog, FSM design, Rtl Design, Axi, APB, debugging methodologies, BUS Protocols, AHB, clock-domain handling
