C++, Verilog, System Verilog, UVM verification methodology, System emulation, RISC-V processor systems, DSP verification, linear algebra, General programming, Co-simulation, formal verification