C++, Verilog, System Verilog, RISC-V processor systems, DSP verification, Co-simulation, UVM verification methodology, System emulation, linear algebra, General programming, formal verification