Python, Tcl, place-and-route, Data Analysis, DRC LVS closure, Skill, scripting for design automation, timing control, device–circuit co-design, Statistical and Monte Carlo circuit analysis, Spectre synthesis, decoders, Verilog-A model development, sense amplifiers, full-custom layout, Cadence Virtuoso, compact modelling, write drivers