
Search by job, company or skills
Showing 2 jobs
Skills:
System Verilog, Gate Level Simulations, Building test benches from scratch, ASIC verification using UVM
Skills:
System Verilog, Building test benches from scratch, ASIC verification using UVM, Gate Level Simulations
