Search by job, company or skills

Silicon Labs

IC Design Engineer

Fresher
Save
  • Posted a day ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at www.silabs.com.

Detailed block architecture/design of digital circuits

  • In-depth understanding of block requirements, system needs, and interfaces
  • Develop block specification, working with cross-functional teams to develop requirements
  • Determine appropriate design approach and partitioning
  • Implement design through RTL coding, adhering to quality guidelines

SoC Integration

  • Integration of digital blocks / IP into the SoC infrastructure
  • Development of SoC infrastructure, such as bus matrix, memory interfaces, clocking, power management, reset management
  • Integration of mixed signal and RF IP

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 151351841

Similar Jobs

Singapore, International Business Park

Skills:

LinuxUNIXScriptinggate-level debugDFT timing and power requirementsRTL CodingASIC Designmixed-signal design

Singapore

Skills:

VerilogSilicon ValidationLogic SynthesisDftVHDLATPGRTL CodingVerificationScanUvm

Singapore

Skills:

VerilogSilicon ValidationLogic SynthesisDftVHDLATPGRTL CodingVerificationScanUvm

Singapore

Skills:

UartSpiPYTHONGpioPERLVerilogI2cSystem VerilogTclLINTC LanguageFormal MethodologyUvmArchitecture definitionclock-domain crossingdesign for testDigital design techniquesVHDLdesign for emulationRTL Codingreset domain crossingI3CDesign and implementation specification