Python, Tcl, place-and-route, Data Analysis, statistical and Monte Carlo circuit analysis, DRC LVS closure, Skill, scripting for design automation, timing control, Spectre synthesis, decoders, Verilog-A model development, sense amplifiers, full-custom layout, device-circuit co-design, compact modelling, Cadence Virtuoso, write drivers