Perl, Python, Tcl, power analysis, Cadence ARP tools, low power checks, Timing Analysis, RTL to GDS implementation, block-level timing closure

Perl, Python, Tcl

P R formal verification, automatic physical design platform, power analysis, Design for reliability, physical design methodology, tape-out, Physical Verification, Place Route