C, Verilog, automation, Scripting, RTL testbench debugging, memory hierarchy, Uvm, systemverilog, Arm CPU architecture, coverage closure, coherency protocols, subsystem integration, interrupts

C, Arm, verification methodologies, RISCV, DSP core, verification tools for simulation and debug, Uvm, functional coverage