Transistor Level Design, Layout parasitics, FinFET, Circuit Design, Power noise variation, CMOS device physics, Standard cell libraries, IR analysis, Physical Design, Register files, GAA nanosheet architectures, Metal stacks, Characterization and verification of standard cells, RTL-to-GDS, Spice, SRAMs