Search Jobs
Search by job, company or skills
Search by job, company or skills
Showing 4 jobs
Skills:
boundary scan , Vcs, Perl, System Verilog, Python, Tcl, Memory BIST, primetime, Logic Equivalency checking, P1687, TetraMax, Gate level simulation debugging, Scan and BIST architectures, ATE patterns, Tessent, JTAG protocols, ATPG, EDA Tools, TestMax
Skills:
System Verilog, JTAG protocols, Logic Equivalency checking, ATPG, Post-silicon validation, Scan and BIST architectures
Skills:
Vcs, System Verilog, primetime, Tessent, JTAG protocols, Logic Equivalency checking, ATPG, EDA Tools, TestMax, TetraMax, Scan and BIST architectures
Skills:
Vcs, Scan Insertion, ATE patterns, JTAG protocols, ATPG, Post-silicon validation, Tessent tool sets, P1687, TestMax, TetraMax, Gate level simulation debugging
