synopsys primetime , Perl, Verilog, Python, Tcl, IC design, Post-silicon validation, Cadence ADE, Uvm, Functional Verification, systemverilog, Digital Design, EDA Tools, Synopsys Design Compiler, Cadence Virtuoso, Analog Design